Загрузка...

Fabless IC Design/ Разработка чипов

IC Design Technologies, Search Engine Technologies, Fabless design, processors

Главная

Блог

Фото

События

Все материалы

Участники

Войти

Pipeline


Pipeline Evaluation; Instruction State ARCH 01.01.09, 20:33 Автор Anton Gerasimov http://ics.kaist.ac.kr/ver3.0/intcpapers/Fast%20Cycle-Accurate%20Behavioral%20Simulation%20for%20Pipelined%20Processors%20Using%20Early%20Pipeline%20Evaluation.pdf список файлов: PipelineEvaluation.pdf Instruction State Pipeline KAIST ISS Inside 0 0 комментариев Logic Depth per Stage; Optimal Pipeline Depth ARCH 27.12.08, 12:35 Автор Anton Gerasimov список файлов: ISCA02.pdf hartstein-OptimumPower.pdf ESSCIRC_02.pdf conference_CASES-2002.pdf Pipeline Logic Depth per Stage 0 0 комментариев Large Instruction Window ARCH 23.12.08, 01:55 Автор Anton Gerasimov список файлов: PESPMA-paper-4.pdf mutlu_hpca03.pdf micro03.pdf ISCA02-talk.pdf hpca7.pdf conference_ISCA-29.pdf Pipeline instruction window 0 0 комментариев Dual-Issue Pipeline ARCH 22.12.08, 04:20 Автор Anton Gerasimov список файлов: puma_dual_issue_processor.pdf moreshet_dac03.pdf IJ-50.pdf 3-superscalar.pdf Pipeline Dual-Issue 0 0 комментариев		Рубрики сообщества Design Flow (67) Multicore (5) News (7) Education (9) Patents (4) Multi-cores (2) Networks-on-a-Chip (NoC) (44) Singapore (2) Reading (42) VLIW (5) TLM-Modeling (2) Google (17) Intel (20) Trainings (19) SystemC (18) Mentor Graphics (2) Network processors (2) 65 nm (5) IEEE (2) STMicroelectronics (16) Verification (17) Protocol Design and Analysis (6) CAD (13) Pattern Recognition (1) HDTV Design (6) Projects (3) Functional Programming (1) МФТИ (1) IP Blocks (3) LOGIC Design (16) Conferences (2) ARCH (66) Power-Management (28) CHINA/Китай (2) Реальные инновации (0) Fabs/ Production (13) Fundings (2) Crolles2 (1) 45 nm (4) Algorithms Analysis/ Optimization (1) IC Design People (6) FSA (Fabless Semiconductor Association) (2) Optimization (18) FPGA (7) SW (Embedded Software) (31) RF/ Analog Design (3) Project Control (1) НИИСИ РАН (3) VIRTUALIZATION (5) C++ (3) 32 nm (1) Simulation (10) Design Gotchas (7) Parallel Programming (1) Chipset Design (2) MEMORY (14) Design Practice (7) LIB Design (2) Все (627) Участники chernyatiev dm.buzzanu Anton Gerasimov eugene.kovalev Всего 26 участников Облако тегов 45nm 65nm AMBA AMD ARM Asynchronous BIST Branch Prediction Cache Cadence Cortex DDR DFT DRAM Fabless Design HDTV IBM Intel ISS Low-Power Mailbox MapReduce Mentor Microcode Network Processor NoC noc NVidia OCCN Optimization Pipeline PLL PrimeTime prt RTOS SNUG SRAM STA STMicroelectronics Synopsys Synthesis SystemC SystemVerilog TLM TSMC Verification Verilog Verilog PLI Virtualization VLIW Ближайшие события март 2012 Пн Вт Ср Чт Пт Сб Вс 27 28 29 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 1