Загрузка...

Fabless IC Design/ Разработка чипов

IC Design Technologies, Search Engine Technologies, Fabless design, processors

Главная

Блог

Фото

События

Все материалы

Участники

Войти

Mentor graphics


Revolutionized Advanced DRC Checks and LVS Debug Mentor Graphics 07.12.08, 01:50 Автор Anton Gerasimov https://admin.na3.acrobat.com/_a781163502/eqdrc список файлов: DRC_Checks_LVS_Debug.pdf DRC_LVS Calibre Mentor 0 0 комментариев Model Based DFM: 2D/3D Variability Analysis/Optimization Mentor Graphics 22.08.08, 01:23 Автор Anton Gerasimov Model Based DFM: 2D/3D Variability Analysis/Optimization список файлов: Model Based DFM.pdf 0 0 комментариев		Рубрики сообщества Design Flow (67) Multicore (5) News (12) Education (9) Patents (4) Multi-cores (3) Networks-on-a-Chip (NoC) (44) Singapore (7) Reading (213) VLIW (5) TLM-Modeling (2) Google (19) Intel (20) Trainings (19) SystemC (18) Mentor Graphics (2) Network processors (2) 65 nm (5) IEEE (2) STMicroelectronics (18) Verification (18) Protocol Design and Analysis (6) CAD (13) Pattern Recognition (1) HDTV Design (6) Projects (3) Functional Programming (1) МФТИ (2) IP Blocks (3) LOGIC Design (16) Conferences (2) ARCH (67) Power-Management (28) CHINA/Китай (4) Реальные инновации (0) Fabs/ Production (13) Fundings (2) Crolles2 (1) 45 nm (4) Algorithms Analysis/ Optimization (1) IC Design People (6) FSA (Fabless Semiconductor Association) (2) Optimization (18) FPGA (7) SW (Embedded Software) (31) RF/ Analog Design (3) Project Control (1) НИИСИ РАН (5) VIRTUALIZATION (6) C++ (3) 32 nm (1) Simulation (10) Design Gotchas (7) Parallel Programming (1) Chipset Design (2) MEMORY (20) Design Practice (7) LIB Design (2) Все (827) Участники Anton Gerasimov loktikvj svtemp chernyatiev Всего 48 участников Облако тегов 45nm 65nm AMBA AMD ARM Asynchronous BIST Branch Prediction Cache Cadence clock domain Cortex DDR DFT DRAM fabless Fabless Design HDTV IBM Intel ISS Low-Power Mailbox MapReduce Mentor Microcode Network Processor NoC noc OCCN Optimization PLL PrimeTime prt RTL RTOS SNUG STA STMicroelectronics Synopsys Synthesis SystemC SystemVerilog TLM TSMC Verification Verilog Verilog PLI Virtualization VLIW Ближайшие события февраль 2021 Пн Вт Ср Чт Пт Сб Вс 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28